



Revision : 3.02

PAGE	TITLE	Revision : 3.0
01	COVER SHEET	
02	BOM & PCB MODIFY HISTORY	
03	BLOCK DIAGRAM	
04	CPU HYPER TRANSPORT	
05	CPU DDR3 MEMORY	
06	CPU CONTROL	
07	CPU POWER & GND	
08	DDR3 CHANNEL A	
09	DDR3 CHANNEL B	
10	RD990 HT-LINK I/F, PCIE I/F	
11	RD990 SYSTEM I/F, STRAPS	
12	RD990 POWER & GND	
13	ICS9LPRS477	
14	ATI SB950 PCIE/PCI/CPU/LPC	
15	ATI SB950 ACPI/USB/GPIO/AUDIO	
16	ATI SB950 SATA/SPI/IDE/HWM	
17	ATI SB950 POWER & GND	
18	PCI EXPRESS x16 ,x1	
19	PCI EXPRESS x16 ,X4	
20	PCI SLOT , PCIEx4	
21	ITE 8728EX ,Dual_BIOS ,HWM ,KB/MS	
22	F_USB, IPWR	
23	ALC889	
24	AUDIO JACK	
25	FAN/HWMO/COM	

[illegible]

				
Title				
BOM & PCB HISTORY				
Size	Document Number			Rev
Custom	GA-990FXA-UD3			3.02
Date:	Thursday, November 15, 2012	Sheet	2 of	35



GIGABYTE™


BLOCK DIAGRAM

Size	Document Number	Rev
Custom	GA-990FXA-UD3	3.02
Date:	Thursday, November 15, 2012	Sheet 3 of 35




L0_CADIN_L[0..15] <L0_CADIN_L[0..15] 10
 L0_CADIN_H[0..15] <L0_CADIN_H[0..15] 10
 L0_CADOUT_L[0..15] <L0_CADOUT_L[0..15] 10
 L0_CADOUT_H[0..15] <L0_CADOUT_H[0..15] 10

M2CPUA

HYPERTRANSPORT




CPU-SK/941AM3/S/GF/[10SC1-A01942-01R_10SC1-A01942-02R]








CPU_VDD_RUN = VCORE
 CPU_VDDA_RUN = VDDA25
 VLDT_RUN = VCC12_HT
 CPU_VDDIO_SUS = DDR15V
 CPU_VDDR = CPU_VDDR12

VLDT_A = VCC12_HT
 VLDT_B = HT12B



GIGABYTE™		
Title COVER SHEET		
Size	Document Number	Rev
Custom	GA-990FXA-UD3	3.02
Date:	Thursday, November 15, 2012	Sheet 4 of 35







Erratum 133, Revision Guide for AMD NPT 0Fh Processors





Erratum 133, Revision Guide for AMD NPT 0Fh Processors


LAYOUT: Route trace 50 mils wide and 500 to 750 mils long between these caps.



Layout: Place within 500mils of the CPU socket.







GIGABYTE™

Title
DDR III CHANNEL ASize
Document Number

GA-990FXA-UD3

Rev
3.02Date
Thursday, November 15, 2012Sheet
8 of 35

L0_CADOUT_H15	T25	HT_RXCAD15P	N23	L0_CADIN_H15
L0_CADOUT_H15	T24	HT_RXCAD15N	N24	L0_CADIN_H15
L0_CADOUT_H14	U24	HT_RXCAD14P	M24	L0_CADIN_H14
L0_CADOUT_H14	U23	HT_RXCAD14N	M25	L0_CADIN_H14
L0_CADOUT_H13	V25	HT_RXCAD14N	L23	L0_CADIN_H13
L0_CADOUT_H13	V24	HT_RXCAD13P	L24	L0_CADIN_H13
L0_CADOUT_H12	W24	HT_RXCAD13N	L24	L0_CADIN_H12
L0_CADOUT_H12	W23	HT_RXCAD12P	L25	L0_CADIN_H15
L0_CADOUT_H11	AA24	HT_RXCAD12N	L24	L0_CADIN_H11
L0_CADOUT_H11	AA23	HT_RXCAD11P	H25	L0_CADIN_H11
L0_CADOUT_H10	AB25	HT_RXCAD11N	G23	L0_CADIN_H10
L0_CADOUT_H10	AB24	HT_RXCAD10P	G24	L0_CADIN_H10
L0_CADOUT_H9	AC24	HT_RXCAD10N	F24	L0_CADIN_H9
L0_CADOUT_H9	AC23	HT_RXCAD9P	F25	L0_CADIN_H9
L0_CADOUT_H8	AD25	HT_RXCAD8N	E24	L0_CADIN_H8
L0_CADOUT_H8	AD24	HT_RXCAD8P	E23	L0_CADIN_H8
L0_CADOUT_H7	T28	HT_RXCAD8N	N26	L0_CADIN_H7
L0_CADOUT_H7	T27	HT_RXCAD7P	N27	L0_CADIN_H7
L0_CADOUT_H6	U27	HT_RXCAD7N	N27	L0_CADIN_H6
L0_CADOUT_H6	U26	HT_RXCAD6P	M28	L0_CADIN_H6
L0_CADOUT_H5	V28	HT_RXCAD6N	L26	L0_CADIN_H5
L0_CADOUT_H5	V27	HT_RXCAD5P	L27	L0_CADIN_H5
L0_CADOUT_H4	W27	HT_RXCAD5N	L28	L0_CADIN_H4
L0_CADOUT_H4	W26	HT_RXCAD4P	K28	L0_CADIN_H4
L0_CADOUT_H3	AA27	HT_RXCAD4N	H28	L0_CADIN_H3
L0_CADOUT_H3	AA26	HT_RXCAD3P	H28	L0_CADIN_H3
L0_CADOUT_H2	AB28	HT_RXCAD3N	G26	L0_CADIN_H2
L0_CADOUT_H2	AB27	HT_RXCAD2P	G27	L0_CADIN_L2
L0_CADOUT_H1	AC27	HT_RXCAD2N	G27	L0_CADIN_H1
L0_CADOUT_H1	AC26	HT_RXCAD1P	F28	L0_CADIN_L1
L0_CADOUT_H0	AD28	HT_RXCAD1N	E28	L0_CADIN_H0
L0_CADOUT_L0	AD27	HT_RXCAD0P	E27	L0_CADIN_L0

4	L0_CLKOUT_H1	L0_CLKOUT_H1	Y25	HT_RXCLK1P	HT_TXCLK1P	J23	L0_CLKIN_H1	L0_CLKIN_H1	4
4	L0_CLKOUT_L1	L0_CLKOUT_L1	Y24	HT_RXCLK1N	HT_TXCLK1N	J24	L0_CLKIN_L1	L0_CLKIN_L1	4
4	L0_CLKOUT_H0	L0_CLKOUT_H0	Y28	HT_RXCLK0P	HT_TXCLK0P	J26	L0_CLKIN_H0	L0_CLKIN_H0	4
4	L0_CLKOUT_L0	L0_CLKOUT_L0	Y27	HT_RXCLK0N	HT_TXCLK0N	J27	L0_CLKIN_L0	L0_CLKIN_L0	4
4	L0_CTLOUT_H1	L0_CTLOUT_H1	R24	HT_RXCTL1P	HT_TXCTL1P	P24	L0_CTLIN_H1	L0_CTLIN_H1	4
4	L0_CTLOUT_L1	L0_CTLOUT_L1	R23	HT_RXCTL1N	HT_TXCTL1N	P25	L0_CTLIN_L1	L0_CTLIN_L1	4
4	L0_CTLOUT_H0	L0_CTLOUT_H0	R26	HT_RXCTL0P	HT_TXCTL0P	P27	L0_CTLIN_H0	L0_CTLIN_H0	4
4	L0_CTLOUT_L0	L0_CTLOUT_L0	R27	HT_RXCTL0N	HT_TXCTL0N	P28	L0_CTLIN_L0	L0_CTLIN_L0	4

SNR0 1.21K/4/1 HT_RXCALP D25 HT_RXCALP D28 HT_TXCALP NR1 1.21K/4/1
HT_RXCALP D24 HT_RXCALP D27 HT_TXCALP

L0 CADIN H[0..15] → L0_CADIN_H[0..15] 4

L0 CADIN L[0..15] → L0_CADIN_L[0..15] 4

```
4 L0_CADOUT_H[0..15] ← L0_CADOUT_H[0..15]
```

```

EXP A_RXPI[0..15]    >> EXP_A_RXP[0..15] 18
EXP A_RXNI[0..15]    >> EXP_A_RXN[0..15] 18
EXP A_TXPI[0..15]    >> EXP_A_TXP[0..15] 18
EXP A_TXNI[0..15]    >> EXP_A_TXN[0..15] 18

```

```
EXP_B_TXP[0..15]  >>> EXP_B_TXP[0..15]  19
EXP_B_TXN[0..15]  >>> EXP_B_TXN[0..15]  19
EXP_B_RXP[0..15]  >>> EXP_B_RXP[0..15]  19
EXP_B_RXN[0..15]  >>> EXP_B_RXN[0..15]  19
```

20	P0C1X4_4P	AD11	GPP3_RX3P
20	P0C1X4_4N	AC11	GPP3_RX3N
20	P0C1X4_3P	AE12	GPP3_RX8P
20	P0C1X4_3N	AD12	GPP3_RX8N
20	P0C1X4_2P	AD15	GPP3_RX7P
20	P0C1X4_2N	AE14	GPP3_RX7N
20	P0C1X4_1P	AC13	GPP3_RX6P
20	P0C1X4_1N	AD15	GPP3_RX6N
32	RE_SL_1P	AD15	GPP3_RX5P
32	RE_SL_1N	AC15	GPP3_RX5N
33	UB_USB3_1P	AE16	GPP3_RX4P
33	UB_USB3_1N	AD17	GPP3_RX4N
19	P0C1X4_4P_SB	AE17	GPP3_RX3P
19	P0C1X4_4N_SB	AC17	GPP3_RX3N
19	P0C1X4_3P_SB	GPP3_RX2P	GPP3_RX2P
19	P0C1X4_3N_SB	AD18	GPP3_RX2N
19	P0C1X4_2P_SB	AC18	GPP3_RX1P
19	P0C1X4_2N_SB	AE19	GPP3_RX1N
19	P0C1X4_1P_SB	AH20	GPP3_RX0P
19	P0C1X4_1N_SB	AG20	GPP3_RX0N

14	A_RX3P	AC
14	A_RX3N	AD
14	A_RX2P	AE
14	A_RX2N	AF
14	A_RX1P	AG
14	A_RX1N	AG
14	A_RX0P	AG
14	A_RX0N	AH

The schematic shows the following connections:

- SNR2**: Connected to **NB_VCC** and pin **AE20**. Value: 1.27K/4/1.
- SNR3**: Connected to **NB_VCC** and pin **AD20**. Value: 1.82K/4/1.
- NR4**: Connected to **NB_VCC** and pin **AE10**. Value: 1.27K/4/1.
- NR5**: Connected to **NB_VCC** and pin **AD10**. Value: 1.82K/4/1.
- NR6**: Connected to **NB_VCC** and pin **F14**. Value: 1.27K/4/1.
- NR7**: Connected to **NB_VCC** and pin **E14**. Value: 1.82K/4/1.


EXP B RXP15	AC9	GP22_RX15P	PCIE GP1
EXP B RXP15	AD3	GP22_RX15N	
EXP B RXP14	A68	GP22_RX14P	
EXP B RXP14	A68	GP22_RX14N	
EXP B RXP13	AD7	GP22_RX13P	
EXP B RXP13	AD7	GP22_RX13N	
EXP B RXP12	AD6	GP22_RX12P	
EXP B RXP12	AE6	GP22_RX12N	
EXP B RXP11	AE5	GP22_RX11P	
EXP B RXP11	AE5	GP22_RX11N	
EXP B RXP10	AE2	GP22_RX10P	
EXP B RXP10	AE2	GP22_RX10N	
EXP B RXP9	AD1	GP22_RX9P	
EXP B RXP8	AD1	GP22_RX8P	
EXP B RXP8	AB5	GP22_RX8N	
EXP B RXP8	AB4	GP22_RX7P	
EXP B RXP7	AB6	GP22_RX7N	
EXP B RXP7	AA5	GP22_RX6P	
EXP B RXP6	Y4	GP22_RX6N	
EXP B RXP5	W8	GP22_RX5P	
EXP B RXP5	W8	GP22_RX5N	
EXP B RXP4	V4	GP22_RX4P	
EXP B RXP4	V4	GP22_RX4N	
EXP B RXP3	U8	GP22_RX3P	
EXP B RXP3	U5	GP22_RX3N	
EXP B RXP2	T5	GP22_RX2P	
EXP B RXP2	T4	GP22_RX2N	
EXP B RXP1	R6	GP22_RX1P	
EXP B RXP1	R6	GP22_RX1N	
EXP B RXP0	P5	GP22_RX0P	
EXP B RXP0	P4	GP22_RX0N	

11	GPP3_RX9P
12	GPP3_RX9N
13	GPP3_RX8P
14	GPP3_RX8N
15	GPP3_RX7P
16	GPP3_RX7N
17	GPP3_RX6P
18	GPP3_RX6N
19	GPP3_RX5P
20	GPP3_RX5N
21	GPP3_RX4P
22	GPP3_RX4N
23	GPP3_RX3P
24	GPP3_RX3N
25	GPP3_RX2P
26	GPP3_RX2N
27	GPP3_RX1P
28	GPP3_RX1N
29	GPP3_RX0P
30	GPP3_RX0N

GP22 T1X5P	AF9	EXP B TXP15
GP22 T1X5N	AG8	EXP B TXN15
GP22 T1X4P	AG8	EXP B TXP14
GP22 T1X4N	AH8	EXP B TXN14
GP22 T1X3P	AG7	EXP B TXP13
GP22 T1X3N	AG7	EXP B TXN13
GP22 T1X2P	AG6	EXP B TXP12
GP22 T1X2N	AH6	EXP B TXN12
GP22 T1X1P	AG4	EXP B TXP11
GP22 T1X1N	AH4	EXP B TXN11
GP22 T10XP	AE2	EXP B TXP10
GP22 T10XN	AE2	EXP B TXN10
GP22 T9XP	AC3	EXP B TXP9
GP22 T8XP	AB2	EXP B TXN8
GP22 T8XN	AB1	EXP B TXN8
GP22 T7XP	AA2	EXP B TXP7
GP22 T7XN	Y2	EXP B TXN7
GP22 T6XP	Y1	EXP B TXP6
GP22 T6XN	W3	EXP B TXP5
GP22 T5XP	W2	EXP B TXN5
GP22 T5XN	W2	EXP B TXP4
GP22 T4XP	V1	EXP B TXN4
GP22 T4XN	U3	EXP B TXP3
GP22 T3XP	U2	EXP B TXN3
GP22 T3XN	T2	EXP B TXP2
GP22 T2XP	T1	EXP B TXN2
GP22 T2XN	R3	EXP B TXP1
GP22 T1XP	R2	EXP B TXN1
GP22 T1XN	P2	EXP B TXP0
GP22 TX0XP	P1	EXP B TXN0
GP22 TX0XN		

GP3 TX9P	AH10	GPP TX9P C	C6	0.1u4/XTR/16V/K	PCIE4_X 40P 20
GP3 TX8N	AG10	GPP TX9N C	C5	0.1u4/XTR/16V/K	PCIE4_A 40N 20
GP3 TX8P	AG11	GPP TX8P C	C7	0.1u4/XTR/16V/K	PCIE4_X 30P 20
GP3 TX8N	AF11	GPP TX8P C	C8	0.1u4/XTR/16V/K	PCIE4_A 30N 20
GP3 TX7P	AH12	GPP TX7P C	C11	0.1u4/XTR/16V/K	PCIE4_X 30P 20
GP3 TX7N	AG12	GPP TX7N C	C12	0.1u4/XTR/16V/K	PCIE4_A 30N 20
GP3 TX6P	AG13	GPP TX6P C	C14	0.1u4/XTR/16V/K	PCIE4_X 10P 20
GP3 TX6N	AF13	GPP TX6P C	C15	0.1u4/XTR/16V/K	PCIE4_A 10N 20
GP3 TX5P	AH14	GPP TX5P C	NC3	0.1u4/XTR/16V/K	RB_SL_O3_P2
GP3 TX5N	AG14	GPP TX5N C	NC4	0.1u4/XTR/16V/K	RB_SL_O3_P2
GP3 TX4P	AG15	GPP TX4P C	NC5	0.1u4/XTR/16V/K	UB_USB3_O3_P3
GP3 TX4N	AF15	GPP TX4N C	NC6	0.1u4/XTR/16V/K	UB_USB3_O3_P3
GP3 TX3P	AH16	GPP TX3P C	NC7	0.1u4/XTR/16V/K	PCIE4_X 40P 19
GP3 TX3N	AG16	GPP TX3N C	NC8	0.1u4/XTR/16V/K	PCIE4_A 40N 19
GP3 TX2P	AG17	GPP TX2P C	NC10	0.1u4/XTR/16V/K	PCIE4_X 30P 19
GP3 TX2N	AF17	GPP TX2N C	NC9	0.1u4/XTR/16V/K	PCIE4_A 30N 19
GP3 TX1P	AH18	GPP TX1P C	NC19	0.1u4/XTR/16V/K	PCIE4_X 20P 19
GP3 TX1N	AG18	GPP TX1N C	NC19	0.1u4/XTR/16V/K	PCIE4_A 20N 19
GP3 TX0P	AG19	GPP TX0P C	NC2	0.1u4/XTR/16V/K	PCIE4_X 10N 19
GP3 TX0N	AF19	GPP TX0N C	NC1	0.1u4/XTR/16V/K	PCIE4_A 10N 19

SB TX3P	AG22	A TX3P C	NC11	0.1u4/X7R1/6V/K	A TX3P 14
SB TX3N	AH22	A TX3N C	NC12	0.1u4/X7R1/6V/K	A TX3N 14
SB TX2P	AF21	A TX2P C	NC13	0.1u4/X7R1/6V/K	A TX2P 14
SB TX2N	AG21	A TX2N C	NC14	0.1u4/X7R1/6V/K	A TX2N 14
SB TX1P	AF23	A TX1P C	NC15	0.1u4/X7R1/6V/K	A TX1P 14
SB TX1N	AG23	A TX1N C	NC16	0.1u4/X7R1/6V/K	A TX1N 14
SB TX0P	AG24	A TX0P C	NC18	0.1u4/X7R1/6V/K	A TX0P 14
SB TX0N	AH24	A TX0N C	NC17	0.1u4/X7R1/6V/K	A TX0N 14



**PLACE THESE CAP CLOSE
TO CONNECTOR**

PCI E slot TX need CAP close to slot side


PLACE THESE CAP CLOSE
TO CONNECTOR

PLACE THESE CAP CLOSE TO NB

GIGABYTE

Title	RD990 HT & GFX I/F
-------	--------------------

Size Custom	Document Number GA-990FXA-UD3	Rev 3.02
Date: Thursday, November 15, 2012	Sheet 10 of 35	

**DFT_GPIO5: STRAP_DEBUG_BUS_GPIO_ENABLEb**

Enables the Test Debug Bus using GPIO.
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

DFT_GPIO[4:2]: STRAP_PCIE_GPP_CFG[2:0]

These pin straps are used to configure PCI-E GPP mode.
GPIO4:3:2
000 : 4:2:4 B
001 : 4:1:1:4 C
010 : 1:1:1:1:1:1:4 L (Hardware Default)
011 : 2:1:1:1:1:1:4 E
100 : 2:2:1:1:4 K
101 : 2:2:2:4 C2
110 : Hardware default (mode L) or EEPROM
111 : Hardware default (mode L) or EEPROM
101 : 01100
111 : 01011

DFT_GPIO1: LOAD_EEPROM_STRAPS


Selects Loading of STRAPS from EPROM
1 : Bypass the loading of EEPROM straps and use Hardware Default Values
0 : I2C Master can load strap values from EEPROM if connected, or use default values if not connected

DFT_GPIO0: STRAP_DEBUG_BUS_PCIE_ENABLEb

Enables the Test Debug Bus using PCIE bus
1 : Disable (Can still be enabled using nbcfg register access)
0 : Enable

GIGABYTE™



Title		RD990 CLOCK & SYSB I/F	
Size	Document Number	GA-990FXA-UD3	Rev
Custom			3.02
Date:	Thursday, November 15, 2012	Sheet	11 of 35




NB CLOCK INPUT TABLE

NB CLOCKS	RS740	RX780	RS780	
HT_REFCLKP	66M SE(SE)	100M DIFF	100M DIFF	
HT_REFCLKN	NC	100M DIFF	100M DIFF	
REFCLK_P	14M SE (3.3V)	14M SE (1.8V)	14M SE (1.1V)	100M DIFF
REFCLK_N	NC	NC	vref	100M DIFF
GFX_REFCLK*	100M DIFF	100M DIFF	100M DIFF	
GPP_REFCLK	NC	100M DIFF	100M DIFF(OUT)	
GPSPB_REFCLK	100M DIFF	100M DIFF	100M DIFF	

* the GFX_REFCLK input is required for all cases



Clock chip has internal serial terminations for differential pairs, external resistors are reserved for debug purpose.



	OSC_14M_NB
RS740	3.3V 33R serial
RX780	1.8V 82.5R/130R
RS780 (Single-ended)	1.1V 158R/90.9R



REF0/SEL_HTT66	HTT CLOCK
0	100.00 DIFFERENTIAL
1	66.66 SINGLE END

REF1/SEL_SATA	SRC6/SATA
0	100.00 DIFFERENTIAL SPREADING SRC CLOCK
1	100.00 NON-SPREADING DIFFERENTIAL SATA CLOCK






GIGABYTE™

Title	ICS9LPRS477		
Size	Document Number	Rev	
Custom	GA-990FXA-UD3	3.02	
Date:	Thursday, November 15, 2012	Sheet	13 of 35

S.B HEATSINK



PX1 
SHW/D0.64*5.08*6.74




Low: Force PCIE GEN1, Up: Allow PCIE GEN2


The diagram shows two clock signals, PCLK2 and PCLK3, connected to a common ground. PCLK2 is connected to PR18 and PCLK3 is connected to PR92. Both signals are 8.2K/4. The diagram shows the signals connected to a common ground.

	PCLK2	PCLK3
PULL HIGH	WATCHDOG TIMER ON NB_PWRGD ENABLED	USE DEBUG STRAPS
PULL LOW	WATCHDOG TIMER ON NB_PWRGD DISABLED DEFAULT	IGNORE DEBUG STRAPS DEFAULT

BIOS after boot setting
EC AOD-ACC



	LPC CLK0 Rev.AT2	LPC_CLK1
PULL HIGH	IMC ENABLED	CLKGEN ENABLED
PULL LOW	AOD Extreme IMC DISABLED DEFAULT	CLKGEN DISABLED DEFAULT




CLR_CMOS	
SHORT	CLEAR CMOS
OPEN	NORMAL


NOT ADD ICT FOR RTCVDD PIN

GIGABYTE™

Title	ATI SB950 PCIE/PCI/CPU/LPC
-------	----------------------------

Size Custom	Document Number GA-990FXA-UD3	Rev 3.02
Date:	Thursday, November 15, 2012	Sheet 14 of 35








PLACE SATA_CAL
RES VERY CLOSE
TO BALL OF U600

NOTE:

R650 IS 1K 1% FOR 25MHz
XTAL, 4.99K 1% FOR 100MHz
INTERNAL CLOCK



PLACE SATA AC COUPLING
CAPS CLOSE TO SB850



GIGABYTE


Title		
ATI SB950 SATA/IDE/HWM/SPI		
Size		Rev
Custom	Document Number	3.02
Date:		Thursday, November 15, 2012
Sheet		16 of 35


SB800		SB950/BGA605	
Y14	VSSIO_SATA_1	VSS_1	A12
Y16	VSSIO_SATA_2	VSS_2	A28
AB16	VSSIO_SATA_3	VSS_3	A2
AC14	VSSIO_SATA_4	VSS_4	E5
AE12	VSSIO_SATA_5	VSS_5	D23
AE14	VSSIO_SATA_6	VSS_6	E26
AF9	VSSIO_SATA_7	VSS_7	E6
AF11	VSSIO_SATA_8	VSS_8	F24
AF13	VSSIO_SATA_9	VSS_9	N15
AF16	VSSIO_SATA_10	VSS_10	R13
AG8	VSSIO_SATA_11	VSS_11	R17
AH7	VSSIO_SATA_12	VSS_12	T10
AH11	VSSIO_SATA_13	VSS_13	P10
AH13	VSSIO_SATA_14	VSS_14	V11
AH16	VSSIO_SATA_15	VSS_15	U15
AJ11	VSSIO_SATA_16	VSS_16	M18
AJ17	VSSIO_SATA_17	VSS_17	V19
AJ13	VSSIO_SATA_18	VSS_18	M11
AJ16	VSSIO_SATA_19	VSS_19	L18
		VSS_20	J7
A9	VSSIO_USB_1	VSS_21	P3
B10	VSSIO_USB_2	VSS_22	V4
K11	VSSIO_USB_3	VSS_23	A06
B9	VSSIO_USB_4	VSS_24	AD4
D10	VSSIO_USB_5	VSS_25	AB7
D12	VSSIO_USB_6	VSS_26	AC9
D14	VSSIO_USB_7	VSS_27	V8
D17	VSSIO_USB_8	VSS_28	W9
E9	VSSIO_USB_9	VSS_29	W10
F9	VSSIO_USB_10	VSS_30	AJ28
F12	VSSIO_USB_11	VSS_31	B29
F14	VSSIO_USB_12	VSS_32	U4
F16	VSSIO_USB_13	VSS_33	Y18
G9	VSSIO_USB_14	VSS_34	Y10
F18	VSSIO_USB_15	VSS_35	Y12
D9	VSSIO_USB_16	VSS_36	Y11
H12	VSSIO_USB_17	VSS_37	Y11
H12	VSSIO_USB_18	VSS_38	AA11
H14	VSSIO_USB_19	VSS_39	AA12
H16	VSSIO_USB_20	VSS_40	G4
H18	VSSIO_USB_21	VSS_41	J4
J11	VSSIO_USB_22	VSS_42	G8
K12	VSSIO_USB_23	VSS_43	G9
K14	VSSIO_USB_24	VSS_44	M12
K16	VSSIO_USB_25	VSS_45	AE25
K18	VSSIO_USB_26	VSS_46	H7
K18	VSSIO_USB_27	VSS_47	AH29
H19	VSSIO_USB_28	VSS_48	V10
		VSS_49	P6
		VSS_50	N4
Y4	EFUSE	VSS_51	L4
		VSS_52	L8
D8	VSSAN_HWM		
M19	VSSXL	VSSPL_SYS	M20
P21	VSSIO_PCIECLK_1	VSSIO_PCIECLK_15	H23
P20	VSSIO_PCIECLK_2	VSSIO_PCIECLK_16	H26
M22	VSSIO_PCIECLK_3	VSSIO_PCIECLK_17	AA21
M24	VSSIO_PCIECLK_4	VSSIO_PCIECLK_18	AA23
M26	VSSIO_PCIECLK_5	VSSIO_PCIECLK_19	AB23
P22	VSSIO_PCIECLK_6	VSSIO_PCIECLK_20	AD23
P24	VSSIO_PCIECLK_7	VSSIO_PCIECLK_21	AA24
P26	VSSIO_PCIECLK_8	VSSIO_PCIECLK_22	AC26
T20	VSSIO_PCIECLK_9	VSSIO_PCIECLK_23	W20
T22	VSSIO_PCIECLK_10	VSSIO_PCIECLK_24	W21
T24	VSSIO_PCIECLK_11	VSSIO_PCIECLK_25	AE26
V20	VSSIO_PCIECLK_12	VSSIO_PCIECLK_26	L21
J23	VSSIO_PCIECLK_13	VSSIO_PCIECLK_27	K20


Part 5 of 5

SB950/BGA605






3.02









FRONT SIDE USB3




FRONT SIDE USB1





i_Phone charger circuit

21 CHARGE_SEL0
DEFAULT H, STABBY POWER



21 CHARGE_SEL1
DEFAULT H, STABBY POWER





GIGABYTE™



Title					COM/LPT/F_USB				
Size	Custom	Document Number			GA-990FXA-UD3			Rev	3.02
Date:	Thursday, November 15, 2012				Sheet	22	of	35	

	ALC889	ALC889B	ALC898/ALC892
CR65	O	O	X
CBC35	X	X	10uF/X5R
CBC39	X	10uF/X5R	X
CR31	O	X	O
CR66	X	O	X
CBC1/CBC2	22uF/X5R	22uF/X5R	22uF/X5R
CBC5/CBC6/CBC9/CBC11	10uF/X5R	10uF/X5R	10uF/X5R
CR51/CD1/CBC7	X	X	O
CD2/CD3/CQ3/CQ5	O	O	X
CR5/CR8/CR1/CR14/ CR17/CR22/CR45/CR33/ CR47/CR40/CR26/CR37/ CR13/CR11/CR57/CR53	62 ohm	62 ohm	62 ohm


ALC889/VT2021 Colay

	ALC889	VT2021
CR49	O	O
CBC36	X	X
CR28/CBC11	47ohm+1nF	47ohm+1nF
CR52	O	O
CBC1/CBC2	22uF/X5R	10uF/X5R
CR36	20K/4/1	5.1K/4/1
CR17/CR30/ CR25/CR15/CR12/CR3/	8.2K/4	3.3K/4/1
CBC38/CBC39	X	X
CR10/CR8/CR20/CR45/ CR42/CR51/CR43/CR22/ CR27/CR26	22K/4	10K/4/1
CR7/CR9/CR5/CR13/ CR29/CR32/CR46/CR19/ CR50/CR41/CR21/CR47 CR2/CR11/CR14/CR24	62 ohm	75 ohm
CFB1/CD1/CBC4/CBC8	X	X
CD2/CD3/CQ3/CQ4	O	O













AZALIA JACK
BTX AZALIA CONNECTOR










11NR6-403007-21R

**LINE-OUT****LINE-IN****MIC-IN****SURROUND****CEN/LFE****SURRBACK****AZALIA FRONT PANEL**


Gigabyte Technology

Title		
AUDIO JACK		
Size Custom	Document Number	Rev
	GA-990FXA-UD3	3.02
Date:	Thursday, November 15, 2012	Sheet 24 of 35




SYSTEM FAN**POWER FAN****SYSTEM FAN2****CPU FAN****COMA****COM RI**









BH2*5K10/BK/2.54VA/COM


11NH3-000205-Y1R/Y2R


**GIGABYTE**

Title			FAN/HWMO/COM	
Size	Document Number	Rev	3.02	
Custom	GA-990FXA-UD3			
Date:	Thursday, November 15, 2012	Sheet	25	of 35



















PCIE-1G LAN


	RTL8111E
AVDD33	3.3V
DVDD33	3.3V
VDDREG	3.3V
DVDD10	1.05V














FOR DSM MODE
(DEEP SLUMBER MODE)






USB_LAN












GIGABYTE™








3.3V to 1.8V Voltage Regulator




90 歐姆:[20/4.5/7.5/4.5/20]








Place close to Header or connector



Place close to Header or connector



<i>Gigabyte Technology</i>			
TI TSB43AB23 1394			
Size Custom	Document Number	GA-990FXA-UD3	
Date:	Thursday, November 15, 2012	Sheet	35 of 35
			Rev 3.02